(12)

EUROPEAN PATENT SPECIFICATION

- (45) Date of publication and mention of the grant of the patent: 24.07.2002 Bulletin 2002/30
- (51) Int Cl.7: **G09G 3/34**
- (21) Application number: 95914471.8
- (86) International application number: PCT/GB95/00819

(22) Date of filing: 10.04.1995

- (87) International publication number: WO 95/28696 (26.10.1995 Gazette 1995/46)
- (54) DISPLAY DEVICE DRIVING CIRCUITRY AND METHOD

 VERFAHREN UND EINRICHTUNG ZUM STEUERN EINER ANZEIGEVORRICHTUNG

 CIRCUIT ET PROCEDE DE PILOTAGE CONCERNANT UN DISPOSITIF D'AFFICHAGE
- (84) Designated Contracting States: AT BE DE DK FR GB IT NL SE
- (30) Priority: 13.04.1994 GB 9407302
- (43) Date of publication of application: 29.01.1997 Bulletin 1997/05
- (73) Proprietor: Digital Projection Limited Middleton, Manchester M24 1XX (GB)
- (72) Inventor: ECKERSLEY, Brian Manchester M28 2SG (GB)
- (74) Representative:
 Beresford, Keith Denis Lewis et al
 BERESFORD & Co.
 2-5 Warwick Courf,
 High Holborn
 London WC1R 5DH (GB)
- (56) References cited:

WO-A-92/09065

EP-A- 0 610 665

Description

10

20

[0001] This invention relates to display devices and more particularly to circuits and methods for driving display devices. The invention particularly relates to display devices including a matrix array of switchable elements, each switchable element being switchable between at least two states, the form of the image displayed by the display device being dependent on which state each switchable element of the array is in.

[0002] Such switchable elements may take the form of spatial light modulators which spatially modulate light from a light source, the spatially modulated light being projected onto a display screen to produce a displayed image. Examples of spatial light modulators include deflectable mirror devices as, for example, described in "Deformable Mirror Spatial Light Modulators" by Hombeck, published in the Proceedings of SPIE, Vol. 1150, August 1989. Such deflectable or "deformable" mirror devices (DMDs) include an array of switchable mirror devices, each mirror device being mounted on a torsion element over a control electrode. Applying an electric field between each mirror device and the electrode causes the mirror device to pivot, thus changing the direction of light reflected from the mirror device.

[0003] Another example of a spatial light modulator is a liquid crystal device.

[0004] Alternatively, the matrix array of switchable elements may take the form of an array of light sources which themselves can be switched either "on" or "off", as for example in an array of light emitting diodes.

[0005] Generally such display devices are digital devices, that is each switchable element of the display device is effective to switch the light passing from the element to the displayed image either "on" or "off" so as to produce either "white" or "black" pixels on the displayed image. It is, however, possible to display grey scale images by controlling the time for which each switchable element of the display device is in a state such that light from the element arrives at the displayed image, and using the integrating response of the eye of an observer who will perceive a grey scale image from the element.

[0006] An example of such an arrangement is described in GB 2014822 which discloses a display device incorporating an X-Y array of energizable light emitting devices. The display device described in GB 2014822 takes data in binary digital forms, for example via an 8 bit signal, the device being driven a line at a time in a number of periods during which the modulators may be "on" or "off". The "on"/"off" state of each pixel during each time period is determined by the state of the corresponding bit of the digital input data.

[0007] Display devices incorporating spatial light modulators, for example in the form of deflectable mirror devices, operate in an analogous manner. In deflectable mirror devices, however, the entire pixel array is driven simultaneously in sympathy with the video source vertical scan rate.

[0008] For an 8-bit input video signal, the eight time periods within each display frame period are of different lengths corresponding to bits D0 to D7 of the input video signal. The length of the time period corresponding to the least significant bit (LSB) or D0 in the input signal for any particular frame is set at a predetermined value, the duration of the time period corresponding to the next to the least significant bit (D1) being twice as long as that corresponding to the LSB, and so on. Thus, the length of the time period corresponding to the most significant bit (MSB) or D7 in the input signal is 128 times that corresponding to the LSB. Provided that all the time periods are included within a display frame period of less than around 20 msecs duration, the eye of the observer will integrate the periods and respond as if to a single period having a level of brightness corresponding to the binary signal value. All the bits of the same significance are entered into the element of the array effectively simultaneously. At the end of each sub-frame period corresponding to a single bit of the input signal, a single reset signal is supplied to all the elements of the array simultaneously in order to switch the elements either into a rest position in some systems as for example described in our copending application WO 92/12506, or into the state determined by the next bit signal in other systems.

[0009] When the single bit data for all mirror elements is loaded into the DMD and displayed in a single mirror reset cycle operation, then any bit significances requiring a display time of less then this single bit data load time cannot support loading of the next data bit before it itself needs to be terminated. In this situation, loading of the next data bit can only be achieved by first setting the mirrors to the display "off" state at the end of the current display time, and only then starting to load the next data bit. Thus whilst the next data bit is loading, the projector has no useful display light output and is optically dead. This optical dead time results in a loss of optical efficiency.

[0010] In our co-pending application no. WO 92/09065, there is described a method whereby the mirror elements are divided into individually resettable groups. Thus in a "split reset" drive system, the mirror element matrix is divided into blocks of N individually resettable rows, columns, or diagonals with corresponding rows, columns, or diagonals from each block being connected to the same reset line. The individual mirror rows, columns, or diagonals within each block can be loaded with data in any order and can have different bit weight sequences for each row, column, or diagonal. The timing of the loading is such that the duration from loading a given row, column, or diagonal from the first data bit to loading the same row, column, or diagonal with the next data bit is proportional to the significance of the first data bit.

[0011] In a practical deflectable mirror device, the data applied to the mirror element address electrodes is stored in a CMOS data latch fabricated in an underlying silicon substrate. Operating with a mirror bias voltage as described, for

example in the Hornbeck article cited herebefore such that the mirror elements retain their angle of tilt independent of the address electrode status until the next reset signal is applied; the CMOS latches for the rows not currently being loaded serve only a passive role in the data load/mirror reset cycle. Thus, with such a split reset mirror drive system, it is possible to share a single row of latches between the N mirror rows, columns, or diagonals such that the active reset line then determines which row, column, or diagonal of mirror elements is updated from the CMOS data latch. This brings about a benefit in that a reduced number of active devices is required from which to fabricate the CMOS latches, and hence an improved substrate yield is achieved according to established rules of semiconductor fabrication. [0012] A further advantage of such a split reset system is that for a block of N individually addressable rows, columns, or diagonals, then only one Nth of the single bit frame of data needs to be loaded at any one time. This amount of data can be loaded in one Nth the time of the total single bit data for a non-split reset system. Thus shorter basic bit intervals can be displayed, without the need for a data load dead time cycle during which the mirror displays "black" whilst the next bit data is loaded into the substrate latches. Thus, split reset offers the opportunity to improve the overall optical modulation efficiency by reducing the amount of data load dead time required.

10

30

35

45

[0013] Conversely, a disadvantage of such a split reset mirror addressing scheme is that there is additional scope for image artefact generation as described in our co-pending international patent application GB93/02129. These artefacts arise as a result of relative motion between the displayed image and the observer interacting with the temporal displacements between displayed bit intervals of the same bit significance on nearby pixels. Where split reset is used, this results in the appearance of so-called "scalloping" artefacts running along lines displayed at right angles to the split reset rows, columns, or diagonal lines of mirrors.

[0014] However, the use of a split reset mirror addressing scheme does allow operation with smaller bit display intervals without the penalty of optical dead time, and there is thus greater freedom for manipulating the displayed bit sequence in order to minimise artefact generation. Thus, overall, the advantages of split reset operation outweigh the disadvantages.

[0015] Once an optimumised bit weight sequence has been determined according to GB93/02129 so as to minimise image artefacts on a non-split reset type display, the degree of artefact degradation of a split reset type display can, in principle, be reduced by displaying the same bit weight sequence on each of the split reset rows. This is feasible until the total time required to load the data latch and reset the mirrors for all the reset rows exceeds the bit weight display duration. Once this occurs, then at some point within the bit load cycle, the same mirror reset cycle will be required to load and reset two rows of mirrors simultaneously in order to terminate the current bit on one row and start the equivalent bit on another row.

[0016] Furthermore, for an N row reset scheme, the total time required to load the data for all N rows will be the same as for the non-split reset case, that is the total time is limited by the DMD input data bus bandwidth. However, because the single data load and mirror reset of a non-split reset scheme has been converted into N separate data loads and mirror resets, the total mirror reset time for a split reset scheme will be increased by a factor N. Thus, a split reset system of the form disclosed in WO 92/09065 will have a longer overall single bit load/mirror reset cycle time than the equivalent non-split reset system, and hence will have a degraded motion induced artefact performance.

[0017] It is an object of the present invention to provide a split reset driving circuitry and method for use in a display device incorporating a matrix array of switchable elements wherein the optical modulation efficiency may be increased and wherein the problems of displayed image artefacts are alleviated.

[0018] According to a first aspect of the present invention there is provided a method of driving a display device including a matrix array of switchable elements, each switchable element being effective to direct light representative of a pixel of an image towards a display in response to the loading of portions of an input image signal comprising a series of data bits representative of successive image frames, data bits of different significance representing different display periods, the duration of each display period being proportional to the brightness of light at each pixel of the displayed image, the method comprising the steps of: applying reset signals enabling the loading of groups of switchable elements within a block within said matrix array of switchable elements with data bits of the same significance and subsequent termination of the display periods in a series of successive data loading operations until all the groups of switchable elements have been loaded with data bits of the same significance; and repeating said series of successive data loading operations for all the different significance data bits until all switchable elements in the block have been loaded with data bits of all significances for each image frame; the method being characterised in that: during at least some of the series of data loading operations, for data bits of a first significance each switchable element within each group is loaded with data bits in response to a first series of reset signals; each display period for each switchable element in the group is terminated in response to a second series of reset signals, the signals of the second series being interposed with respect to time between the signals of the first series; and the loading of data bits of a different significance to the first significance commences after the first series of reset signals have been used to cause data of the first significance to be loaded in all groups in the block and before the end of the display period for the data bits of the first significance for all the groups in the block.

[0019] According to a second aspect of the present invention there is provided an apparatus for driving a display

device including a matrix array of switchable elements, each switchable element being effective to direct light representative of a pixel of an image towards a display in response to the loading of portions of an input image signal comprising a series of data bits representative of successive image frames, data bits of different significance representing different display periods, the duration of each display period being proportional to the brightness of light at each pixel of the displayed image, the apparatus comprising: reset signal circuitry for applying reset signals to chosen groups of switchable elements within a block of switchable elements to enable loading of the chosen group of switchable elements and subsequent termination of the display periods; data loading circuitry for loading groups of switchable elements to which the reset signals are applied with data bits of the same significance in a series of successive data loading operations until all the groups of switchable elements have been loaded with data bits of the same significance; and control circuitry for successively repeating said series of data loading operations for all the different significance data bits until all switchable elements in the block have been loaded with data bits of all significances for each image frame; the apparatus being characterised in that: said reset signal circuitry includes first reset circuitry effective to apply a first series of reset signals effective to load each chosen group with data bits of a first significance; said reset signal circuitry further includes second reset circuitry effective to apply a second series of reset signals effective to terminate the display periods for each switchable element in each chosen group; and said data loading circuitry is arranged to load data bits of a different significance to the first significance after the first series of reset signals have been used to cause data of the first significance to be loaded in all groups of switchable elements in the block and before the end of the display period for the data bits of the first significance for all the groups of switchable elements in the block. [0020] According to a third aspect of the present invention there is provided a method of driving a display device

10

20

25

45

55

including a matrix array of switchable elements, each switchable element being effective to direct light representative of a pixel of an image towards a display in response to the loading of portions of an input image signal comprising a series of data bits representative of successive image frames, data bits of different significance representing different display periods, the duration of each display period being proportional to the brightness of light at each pixel of the displayed image, the method comprising the steps of: loading groups of said switchable elements within a block of switchable elements with data bits of the same significance in a series of successive data loading operations until all the groups of switchable elements have been loaded with data bits of the same significance; and repeating said series of successive data loading operations for all the different significance data bits until all said switchable elements have been loaded with data bits of all significances for each image frame; the method being characterised in that; in at least some of the time intervals between the termination of the display periods for data bits of a significance corresponding to a first display period of less than the load time for loading all the groups with data bits of said significance corresponding to th first display period and the commencement of the displaying of the next data bits, and the time intervals between the termination of the display periods for the previous data bits and the commencement of the display periods for data bits of a significance corresponding to said first display period, parts of the display periods for chosen data bits of a significance corresponding to a second display time of longer than the load time for loading the chosen data bits of said second significance in all the groups of switchable elements are displayed.

[0021] According to a fourth aspect of the present invention, there is provided an apparatus for driving a display device including a matrix array of switchable elements, each switchable element being effective to direct light representative of a pixel of an image towards a display in response to the loading of portions of an input image signal comprising a series of data bits representative of successive image frames, data bits of different significance representing different display periods, the duration of each display period being proportional to the brightness of light at each pixel of the displayed image, the apparatus comprising: loading circuitry for loading successive groups of elements within a block of switchable elements with data bits of the same significance in a series of data loading operations until all the groups of elements have been loaded with bit data of the same significance; control circuitry for repeating said series of data loading operations successively for all the different significance data bits until all switchable elements in the block have been loaded with data bits of all significances for each image frame; and the apparatus being characterised in comprising: enabling circuitry for enabling the display in at least some of the time intervals between the termination of the display periods for data bits of a significance corresponding to a first duration less than the load time for loading all the groups with data bits of said significance corresponding to the first display period and the commencement of the displaying of the next data bits, and the time intervals between the termination of the previous data bits and the commencement of the display periods for data bits of a significance corresponding to said first display period, of parts of the display periods for chosen data bits of a significance corresponding to a second display time longer than the load time for loading the chosen data bits of said second significance in all the groups of the block.

[0022] A number of methods and apparatus in accordance with embodiments of the invention will now be described to be way of example only with reference to the accompanying figures in which:-

Figure 1 is a schematic diagram of an overview of the optical system of a display system;

Figure 2 is a schematic diagram of an array of deflectable mirror elements incorporated in the system of Figure 1;

Figure 3 illustrates the illumination of a mirror element in the array of Figure 2;

Figure 4 illustrates the principle of operation of a split reset address system;

Figure 5 is a block schematic diagram illustrating part of the electrical addressing circuitry for the array of deflectable mirror elements of Figure 2;

Figure 6 illustrates a split reset address timing cycle of known form;

Figure 7 illustrates a) an example of a split reset address cycle timing cycle, and b) an address cycle in accordance with the invention;

Figure 8 illustrates, schematically, a) a single latch, b) a shadow latch and c) an A-B latch;

15 Figure 9a) b) and c) illustrate address timing cycles for the three different latch configurations of Figure 8;

Figure 10 illustrates schematically part of the display system used to implement an addressing system in accordance with an embodiment of the invention;

Figure 11 illustrates schematically the sequencer incorporated in the system of Figure 10; and

Figure 12 illustrates schematically a frame store incorporated in the system of Figure 10.

SYSTEM OVERVIEW

25

30

20

[0023] Referring firstly to Figure 1, the particular example of a display system to be described is arranged to project a colour image onto a display screen 101. The display system includes a light source 103 which may take any suitable form, for example an arc lamp. The light source 103 is arranged such that the beam from the source is directed onto three planar deflectable mirror display devices 105,107,109 as will now be described.

[0024] Positioned in the light path between the light source 103 and the first deflectable mirror device 105 are two dichroic mirrors 111,113. The first dichroic mirror 111 is designed and angled to reflect blue light onto the second planar deflectable mirror display device 107 and transmit all other incident light. The second dichroic mirror 113 is designed and angled so as to reflect red light onto the third planar deflectable mirror device 109 and transmit the remaining green component of the light from the source 103 onto the first deflectable mirror display device 105.

[0025] The three deflectable mirror devices 105,107,109 are arranged to be capable of reflecting the three colour components of the beam from the source 103 so as to direct the spatially modulated beam through a projection lens 115 onto the display screen 101.

[0026] Referring now also to Figures 2 and 3, each deflectable mirror device (DMD) 105,107,109 comprises an array of m x n deflectable mirror devices, typically 768 x 576 mirror devices for a low resolution display system or 1280 x 1024 mirror devices for a high resolution display system. Each array 117 is connected to a driver circuit 119 which receives an electronic colour video signal from the control circuit indicated generally as 121, and addresses each of the mirror devices M_{11} - M_{min} as, for example, described in the applicant's earlier International Patent Application, PCT/GB92/00002 dated 4th January 1992.

[0027] Dependent on the applied address signal, each mirror device M is caused to take one of two different positions corresponding to an "on" state in which the reflected light is directed in a first path 123 and an "off" state in which the reflected light is directed in a second path 125. The second path 125 is chosen such that light reflected along this direction is directed away from the optical axis of the display system into a beam dump (not shown) and thus does not pass into the projection lens 115 and onto the display screen 101.

[0028] Thus, each DMD array 117 is capable of representing a two dimensional image, those mirror devices M which are tilted to the "on" state appearing bright and those which are tilted to the "off" state appearing dark. By varying the ratio of the "on" period to "off" period, that is by a temporal modulation technique, grey scale can be achieved as will be described in more detail hereafter.

[0029] Turning now particularly to Figure 3 the angle through which each mirror device M is deflected between the "on" state and the "off" state is relatively small. Thus in order to achieve good discrimination between the "on" and "off" states the incident light beam 127 from the source 103 is directed towards each spatial light modulator 105,107,109 at an angle measured from the normal to each device of around 20°.

[0030] When an individual mirror device M is lying parallel to the plane of the array 117, the incident beam 127 is reflected at a corresponding angle of 20° to the normal along an "off" path 122 into the beam dump. When the control

signal from the driver circuit 119 sets the mirror device M into a first deflection state constituting a "rest" orientation as will be explained hereafter, at a first angle to the plane of the array 117, the incident beam 127 is reflected along the direction 125 in a further "off" path into the beam dump. When the control signal from the addressing circuit 119 sets the mirror device M into a second deflection state at a second angle to the plane of the array 117, the incident beam 127 is reflected out along the normal to the array along the "on" path 123.

SPLIT RESET ADDRESSING ·

20

25

40

45

[0031] Turning now to Figure 4 this figure illustrates the operation of a split reset address system in which the array 117 is divided in the vertical direction into blocks of N rows (in the particular example shown, N = 16) with the reset lines for equivalent rows from each block being connected in parallel. Referring now also to Figure 5, row select logic 137 selects the rows of the DMD array 117 to be selected at any particular time. Each block of display rows of the array 117 has associated with it a latch register 139, which will be described in more detail hereafter. Each latch register 139 contains one data latch 141 for each mirror element M in a display row, and is fabricated in the underlying silicon CMOS substrate of the DMD. Since each display row in a block has its own independent reset driver 143 including a gate 145 to which row select pulses are applied at the appropriate times by the row select logic 137, it is possible to share a single CMOS data latch 139 between the N rows, each data latch 141 being shared between equivalent mirror elements M1 to MN in the N rows. This can be seen in the inset to Figure 5 which illustrates a single data latch 141 of the latch register 139.

[0032] Turning now to Figure 6, when displaying bit intervals having a display time less than the total single bit load cycle time, a conflict will occur when the same load/reset cycle is required both to terminate the current bit display interval on one row and to initiate a new display interval on another. This situation is shown during the time interval labelled "contention" in Figure 6 which illustrates the loading of the N data rows as a function of time. It will be seen that during this time interval, the single bit load cycle initiated at time t₁ has only progressed partway through the N rows before it becomes necessary to start terminating the earlier loaded bits at time t₂. Thus, during the interval from t₂ to t₃ there is a period of contention when a single load/reset cycle is required to terminate a bit display interval on one row and initiate a bit display interval on another row.

[0033] One way of overcoming this problem of "contention" would be to load as many as possible of the N display rows within the bit display time of row 1 before terminating these bit intervals starting from row 1 again. The bit load cycle would then continue from the next available row until the bit display time is reached before returning to the same row to start terminating the bit intervals. This would continue until all N rows have been loaded as illustrated in Figure 7a. The main disadvantage of such a system is that the changes from "initiating" to "terminating" and back again result in significant step discontinuities in the motion induced scalloping on displayed edges at right angles to the reset rows. It can be seen from Figure 7a that as the length of the displayed bit interval decreases (for example from times t₄ and t₅ onwards), the number of discontinuities increases although their amplitude decreases.

[0034] An alternative approach is to define a load operation as containing two or more data load/mirror reset cycles such that a "short" bit interval on a particular row can only be initiated on the first load/reset cycle, whilst a short bit interval on the same or another row can only be terminated on the second load/reset cycle of the same or subsequent load/reset cycles. The effect of such a scheme is illustrated in Figure 7b where it can be seen that the discontinuities of the single load/reset cycle scheme have gone. Furthermore, for a double load/reset cycle scheme, when both load/reset cycles are not being used such as occurs between consecutive "short" bits, then these bits can be overlapped as illustrated in Figure 7b until either all the first load/reset cycles are in use, or all the second load/reset cycles are in use. Whilst the above optimises display of the "short" bit intervals, it can be seen that it now takes twice as long to load a "long" bit not requiring early termination onto the mirrors. This will double the motion induced "scallop" artefact amplitude perceived by the viewer.

[0035] A compromise is to employ a hybrid approach involving single load/reset cycles for the "long" bit intervals when the bit display time exceeds the time to load all N rows, and double load/reset cycles for the shorter bit display intervals. A further compromise will be required when the required bit display interval is shorter than that capable of being displayed by a double load/reset cycle scheme, in which case single load/reset cycles will have to be used. Under these conditions, the perceived motion induced discontinuities will be many but of low amplitude and, being confined to the least significant bit weights, will be much less obtrusive in the displayed image.

LATCH OPTIONS

[0036] The overall performance of a split reset system is governed by the design of the latch register, and in particular by the design of the individual register latch elements for which a number of options are illustrated in Figure 8. The individual latch register elements can be fabricated either as a single latch (Figure 8a), a shadow or master-slave type double latch (Figure 8b), or as an A-B or parallel type double latch (Figure 8c).

[0037] Figure 9 illustrates the corresponding data load/mirror reset cycle time for the three different types of latch design for both a general (D) and the minimum (Dmin) bit display duration. In Figure 9 the latch data load/mirror reset cycle is defined as the data load time T1 plus the mirror reset cycle time Tr plus a data hold time Th during which the latch data must remain valid whilst the mirrors finally settle. Operating speed, or minimum bit display interval can be further improved by adding additional latches although this offsets the semiconductor substrate yield advantages of a reduced number of data latches brought about by the use of a split reset system.

[0038] For a given DMD, the data load time T1 is determined by the number of split reset lines N and the data bus bandwidth between a frame store, which will be described hereafter, and the array 117.

[0039] The mirror reset cycle time Tr is determined by the mechanical mirror response characteristic, whilst the data hold time Th is essentially a guard buffer time to accommodate spreads in mirror response times.

[0040] A comparison summary between the three latch options is given in Table 1, in which the mirror bit interval display cycle time is defined as the sum of bit interval duration D and the mirror reset cycle time Tr, the minimum display time, Dmin, is as illustrated in Figure 8, whence the minimum load cycle time, Lct, for a single reset row and the minimum bit cycle time, Bct, for all N rows may be computed.

.

TABLE 1

Parameter	Single Latch	Shadow Latch	A-B Latch
Display Cycle Time,	D+Tr	D+Tr	D+Tr
Min Display Time, Dmin	TI+Th	Th	TI+Th
Min Load Cycle Time, Lct	TI+Tr+Th	Tr+Th	TI+Tr+Th
Min Bit Cycle Time, Bct	N(TI+Tr+Th)	N(Tr+Th)	N(TI+Tr+Th)/2

[0041] It can be seen from Table 1 that the A-B latch, when considered over all N reset lines, is twice as fast as the single latch and will therefore have half the motion induced scallop amplitude of a single latch. The shadow latch system lies between the single latch and A-B latch configurations in terms of overall speed over N reset lines. However, a shadow latch is capable of displaying a smaller bit interval on a single mirror than is the A-B latch configuration. Thus shadow and A-B latches offer a choice between maximum greyscale resolution using a shadow latch, or minimum scallop artefacts using an A-B latch.

"BIT STUFFING"

10

15

20

25

30

45

[0042] A consequence of a split reset row by row mirror addressing scheme, is that only one Nth of the bit frame data has to be loaded into the DMD substrate prior to applying a reset signal to the appropriate reset line. Thus, with the appropriate choice of N, the required latch data load time can be reduced below the critical value above which data load dead time cycles are required. Whilst the shortest bit display time can be arranged to enable loading of the data for the next display bit, longer bit intervals should idealy have a display time longer than the load and display cycles for the other reset groups of mirrors M. It becomes possible when displaying the smallest bit intervals on a split reset system to load and to display real data during the time intervals between the active bits. Stuffing active bit data into these otherwise unused and therefore optically dead time intervals allows the display system optical modulation efficiency to be increased, and provides an additional bonus in the form of an additional degree of freedom in optimising the bit weight display sequence to reduce motion induced display artefacts.

[0043] In order to avoid the data load/mirror reset cycle contention described in relation to Figure 6, only bit weights whose display intervals are longer than the "stuff" intervals can be employed for bit stuffing. Any active bit time stuffed into these time slots must then be subtracted from the normal bit display intervals for that bit weight. For motion induced artefacts it may be beneficial to employ high order bits such as the MSB or MSB-1 for bit stuffing as the increased number of bit intervals will provide improved scintillation artefact performance as described in our co-pending patent application GB93/02129.

[0044] Since the total mirror reset cycle time for all N rows increases in proportion to the value of N, it follows that once the minimum value of N required to eliminate the need for data load dead time has been reached, any further increase in N only serves to degrade the motion induced image artefact performance by extending the bit cycle time. Referring again to Figure 9, the maximum latch data load time must be less than the sum of the reset cycle time Tr and the data hold time Th if the data load/mirror reset cycle is not to be load time limited. However, in the case of an A-B latch, the minimum bit interval display time is a function of the latch data load time, and hence increasing the value of N to reduce the minimum bit interval display time must be balanced against the resulting increase in motion induced image artefacts. Thus, if minimum bit interval display time is the prime concern, then a shadow latch scheme is preferable to A-B latch when the minimum bit interval display time drops below the sum of the reset cycle time Tr and twice

the data hold time Th.

10

20

25

35

[0045] The bit stuffing technique is equally applicable to the previously described split reset schemes employing single, double, or hybrid single/double data load/mirror reset cycles per data load operation. However, from Figure 9 it can be seen that in the case of a double load/mirror reset cycle shadow latch scheme, the minimum bit interval display time increases to the sum of the mirror reset cycle time Tr, plus twice the data hold time Th. For bit interval display times of less than this value but greater than the data hold time, then single data load/mirror reset cycles must be used. In practice, this will not unduly affect motion induced artefacts performance since it is only the least significant bits which are affected, and the resulting scallop artefact discontinuities whilst numerous will be of low amplitude.

IMPLEMENTATION OF DOUBLE RESET AND BIT STUFFING

[0046] Referring now to Figures 10, 11 and 12, these figures illustrate an example of addressing circuitry for implementing modified addressing schemes in accordance with the invention.

[0047] Referring firstly particularly to Figure 10, the video input signal, which consists of one of three separate video signals representing the red, green and blue colour components of the image to be displayed, is applied to an analogue to digital converter (ADC) unit 229 together with a synchronising signal. The output of the ADC unit 229 is applied to a gamma correction unit 231 to remove the gamma correction which is normally applied to video signals for display on a cathode ray tube.

[0048] The output of the gamma correction unit 231 is applied to a data formatting unit 233 to convert the word serial video input into a form suitable for addressing the DMD array 117. The data formatting unit 233 is arranged to address alternately two frame stores 235, of which only one is illustrated in Figure 10. Each frame store 235 is arranged to store the video data for each element M of the DMD array 117, and to supply this data to each element M within the DMD array 117 via the driver circuit 119. The form of the frame stores 235 will be described in more detail hereafter. [0049] A sequencer 237, whose form will be described in more detail hereafter, is arranged to supply the reset signals to the mirror devices in the DMD array 117 at the end of each bit frame display interval so as to enable all the mirror devices M to assume the "rest" orientation illustrated in Figure 3 prior to being deflected into their next required orientation relative to the illuminating beam. Whilst one frame store 235 is supplying data to the DMD array 117, the other frame store 235 is receiving fresh video data from the data formatting unit 233.

[0050] Turning now particularly to Figure 11, the sequencer 237 includes a read only memory (ROM) 239 programmed with the display time lengths of each bit field. The ROM 239 is addressed by a programmable counter 241 which is clocked by the output of a second programmable counter 243 which is, in turn, clocked by clock pulses from a clock 245. Counter 243 is programmed such that the total number of counts produced within each frame time is determined by a preset value obtained from the ROM 239. The count cycle of counter 243 thus defines the display time duration for the current bit weight, whilst counter 241 cycles through each bit display interval making up a complete display cycle. The output of counter 241 also defines the next bit weight to be transferred from the relevant frame store 235 to the DMD array 117.

[0051] At the end of each display interval, counter 243 generates an output signal which resets the DMD array 117 and transfers the new information to the mirror devices M, presets itself with next bit frame display time, and finally increments counter 241 to select the next bit weight.

[0052] Turning now particularly to Figure 12 and assuming an 8 bit video input signal, each frame store 235 includes 8 planes P1, P2 P8. Each plane holds data for DMD array 117 corresponding to a single bit weight of the input video signal. Thus, plane P1 corresponds to the MSB D7, plane P2 corresponds to the next most significant bit D6 and so on up to P8 which corresponds to the LSB D0. The sequencer 237 provides appropriate control signals to each frame store 235 to write a single bit plane of data into the DMD array 117 ready for display during the next bit display interval using either a single split reset scheme, a double split reset scheme or a hybrid of these two, and incorporating bit stuffing as appropriate. The net result is that each mirror device M of the DMD array is reset in a suitable time multiplexed manner.

[0053] Implementation of bit address schemes in accordance with the invention is achieved by suitable programming of the sequencer ROM 239, and setting the number and sequence of bits to suit the new sequence. The distribution of the input bit weights between the additional display intervals is achieved within the gamma corrector 231 by modifying the look-up table, which is generally incorporated within the gamma corrector, to increase the output bus width.

ALTERNATIVE EMBODIMENTS

[0054] It will be appreciated that whilst the particular display device described herebefore by way of example relates to a display device including three deflectable or deformable mirror devices, the invention is equally applicable to other forms of display device including other forms of digitally addressed spatial light modulators such as liquid crystal devices, and also to display devices which incorporate an array of switchable light sources.

[0055] It will also be appreciated that whilst in the particular embodiment described, the grey scale is achieved totally by means of time division modulation of the switchable elements, the invention is also applicable to display systems in which part of the grey scale is achieved by binary modulation of the light source. Such a display system is described; for example, in the applicant's copending International Patent Application No. GB93/02254.

[0056] It will also be appreciated that whilst the particular colour display system describe herebefore by way of example incorporates three separate light modulators 105,107,109, one for each primary colour, for example red, blue and green the modulators operating in parallel, the invention is equally applicable to sequential colour display systems employing a colour wheel or similar device for changing the colour of the light in a controlled manner. In such a sequential colour system, the colours are displayed sequentially from a single light modulator such that light from each colour is 10 temporaly displaced by one third of a display frame period.

Claims

15

25

30

35

45

50

55

 A method of driving a display device including a matrix array (117) of switchable elements (M₁ - M_{mn}), each switchable element (M) being effective to direct light representative of a pixel of an image towards a display (101) in response to the loading of portions of an input image signal comprising a series of data bits representative of successive image frames, data bits of different significance representing different display periods, the duration of each display period being proportional to the brightness of light at each pixel of the displayed image, the method 20 comprising the steps of:

> applying reset signals enabling the loading of groups of switchable elements (M) within a block within said matrix array of switchable elements with data bits of the same significance and subsequent termination of the display periods in a series of successive data loading operations until all the groups of switchable elements have been loaded with data bits of the same significance; and

> repeating said series of successive data loading operations for all the different significance data bits until all switchable elements in the block have been loaded with data bits of all significances for each image frame; the method being characterised in that:

during at least some of the series of data loading operations, for data bits of a first significance each switchable element within each group is loaded with data bits in response to a first series of reset signals; each display period for each switchable element in the group is terminated in response to a second series of reset signals, the signals of the second series being interposed with respect to time between the signals of the first series; and

the loading of data bits of a different significance to the first significance commences after the first series of reset signals have been used to cause data of the first significance to be loaded in all groups in the block and before the end of the display period for the data bits of the first significance for all the groups in the block.

- 40 2. A method according to claim 1 in which said method is used where the time for loading all groups of the block with the bit data of the first significance using a single series of reset signals to both load data bits and terminate display periods is greater than the display period for the data bit.
 - 3. A method of driving a display device including a matrix array (117) of switchable elements, each switchable element being effective to direct light representative of a pixel of an image towards a display (101) in response to the loading of portions of an input image signal comprising a series of data bits representative of successive image frames, data bits of different significance representing different display periods, the duration of each display period being proportional to the brightness of light at each pixel of the displayed image, the method comprising the steps of:

loading groups of said switchable elements within a block of switchable elements with data bits of the same significance in a series of successive data loading operations until all the groups of switchable elements have been loaded with data bits of the same significance; and repeating said series of successive data loading operations for all the different significance data bits until allsaid switchable elements have been loaded with data bits of all significances for each image frame;

the method being characterised in that:

in at least some of the time intervals between the termination of the display periods for data bits of a significance corresponding to a first display period of less than the load time for loading all the groups

with data bits of said significance corresponding to the first display period and the commencement of the displaying of the next data bits, and the time intervals between the termination of the display periods for the previous data bits and the commencement of the display periods for data bits of a significance corresponding to said first display period, parts of the display periods for chosen data bits of a significance corresponding to a second display time of longer than the load time for loading the chosen data bits of said second significance in all the groups of switchable elements are displayed.

A method according to any one of the preceding claims in which the matrix array of switchable elements comprises a deflectable mirror device.

- A method according to any one of the preceding claims in which each group comprises one or more rows or columns or diagonals of switchable elements in the matrix array.
- 6. A method according to any one of the preceding claims in which said array comprises a plurality of said blocks of switchable elements, corresponding groups in each block being loaded with data bits of the same significance at the same time.

10

20

25

40

45

50

55

- A method according to claim 1 using a latch register (141) associated with each block of switchable elements (M1
 MN), the latch register containing one data latch for each switchable element of a group within the block, wherein
 the data latches are single data latches.
- 8. A method according to any one of the preceding claims using a latch register (141) associated with each block of switchable elements (M1 MN), the latch register containing one data latch for each switchable element of a group within the block, wherein the data latches are master-slave type double data latches.
- 9. A method according to any one of the preceding claims using a latch register (141) associated with each block of switchable elements (M1 MN), the latch register containing one data latch for each switchable element of a group within the block, wherein the data latches are parallel type double data latches.
- 30 10. An apparatus for driving a display device including a matrix array (117) of switchable elements (M₁₁ M_{mn}), each switchable element (M) being effective to direct light representative of a pixel of an image towards a display (101) in response to the loading of portions of an input image signal comprising a series of data bits representative of successive image frames, data bits of different significance representing different display periods, the duration of each display period being proportional to the brightness of light at each pixel of the displayed image, the apparatus comprising:

the apparatus being characterised in that:

- reset signal circuitry (137, 143, 145) for applying reset signals to chosen groups of switchable elements (M₁₁ M_{mn}) within a block of switchable elements to enable loading of the chosen group of switchable elements and subsequent termination of the display periods;
- data loading circuitry (139; 141; 119, 235) for loading groups of switchable elements (M1 MN) to which the reset signals are applied with data bits of the same significance in a series of successive data loading operations until all the groups of switchable elements have been loaded with data bits of the same significance; and control circuitry (119, 237) for successively repeating said series of data loading operations for all the different significance data bits until all switchable elements (M_{11} M_{mn}) in the block have been loaded with data bits of all significances for each image frame;
 - said reset signal circuitry (137, 143, 145) includes first reset circuitry effective to apply a first series of reset signals effective to load each chosen group with data bits of a first significance; said reset signal circuitry (137, 143, 145) further includes
 - second reset circuitry effective to apply a second series of reset signals effective to terminate the display periods for each switchable element (M) in each chosen group; and said data loading circuitry (141) is arranged to load data bits of a different significance to the first signifi-
 - said data loading circuitry (141) is arranged to load data bits of a different significance to the first significance after the first series of reset signals have been used to cause data of the first significance to be loaded in all groups of switchable elements in the block and before the end of the display period for the data bits of the first significance for all the groups of switchable elements in the block.
- 11. An apparatus for driving a display device including a matrix array (117) of switchable elements, each switchable

element (M) being effective to direct light representative of a pixel of an image towards a display (101) in response to the loading of portions of an input image signal comprising a series of data bits representative of successive image frames, data bits of different significance representing different display periods, the duration of each display period being proportional to the brightness of light at each pixel of the displayed image, the apparatus comprising:

loading circuitry for loading successive groups of elements within a block of switchable elements with data bits of the same significance in a series of data loading operations until all the groups of elements have been loaded with bit data of the same significance;

control circuitry for repeating said series of data loading operations successively for all the different significance data bits until all switchable elements in the block have been loaded with data bits of all significances for each image frame; and

the apparatus being characterised in comprising:

10

15

20

25

35

40

enabling circuitry (237) for enabling the display in at least some of the time intervals between the termination of the display periods for data bits of a significance corresponding to a first duration less than the load time for loading all the groups with data bits of said significance corresponding to the first display period and the commencement of the displaying of the next data bits, and the time intervals between the termination of the previous data bits and the commencement of the display periods for data bits of a significance corresponding to said first display period, of parts of the display periods for chosen data bits of a significance corresponding to a second display time longer than the load time for loading the chosen data bits of said second significance in all the groups of the block.

- 12. An apparatus according to claim 10 or 11 in which the matrix array of switchable elements comprises a deflectable mirror device (117).
- 13. An apparatus according to any one of claims 10 to 12 in which each group comprises one or more rows or columns or diagonals of switchable elements within the matrix array.
- 14. An apparatus according to any one of claims 10 to 13 in which said array comprises a plurality of said blocks of 30 switchable elements (M₁₁- M_{mn}), and said reset signal circuitry (137, 143, 145) is arranged such that corresponding groups of switchable elements in each block are loaded with data bits of the same significance at the same time.
 - 15. An apparatus according to claim 10 including a latch register (141) associated with each block of switchable elements, each latch register containing one data latch for each switchable element of a group within the block, wherein the data latches are single data latches.
 - 16. An apparatus according to claim 14 including a latch register (141) associated with each block of switchable elements, each latch register containing one data latch for each switchable element of a group within the block, wherein the data latches are master-slave type double data latches.
 - 17. An apparatus according to claim 14 including a latch register associated with each block of switchable elements, each latch register containing one data latch for each switchable element of a group within the block, wherein the data latches are parallel type double data latches.
- 18. A display device including a matrix array (117) of switchable elements (M₁₁ M_{mn}), each switchable element (M) 45 being effective to direct light representative of a pixel of an image towards a display (101) in response to the loading of portions of an input image signal comprising a series of data bits representative of successive image frames, data bits of different significance representing different display periods, the duration of each display period being proportional to the brightness of light at each pixel of the displayed image, 50

and an apparatus for driving a display device according to any one of claims 10 to 17.

- 19. A display system comprising a display device according to claim 18 and a light source (103) effective to illuminate said matrix array of switchable elements.
- 20. A projection apparatus comprising a display device according to claim 18 or 19 and a display (101).

Patentansprüche

1. Verfahren zum Ansteuem einer Anzeigevorrichtung, die eine Matrixanordnung (117) aus schaltbaren Elementen (M₁₁-M_{mn}) enthält, wovon jedes (M) in der Weise arbeitet, daß es als Antwort auf das Laden von Abschnitten eines Eingangsbildsignals, das eine Reihe von Datenbits umfaßt, die aufeinanderfolgende Vollbilder repräsentieren, wobei Datenbits unterschiedlicher Wertigkeit unterschiedliche Anzeigeperioden repräsentieren, Licht, das einen Bildpunkt eines Bildes repräsentiert, auf eine Anzeige (101) richtet, wobei die Dauer jeder Anzeigeperiode zur Helligkeit jedes Bildpunkts des angezeigten Bildes proportional ist, wobei das Verfahren die folgenden Schritte umfaßt:

10

5

Eingeben von Rücksetzsignalen, die das Laden von Gruppen von schaltbaren Elementen (M) innerhalb eines Blocks in der Matrixanordnung schaltbarer Elemente mit Datenbits derselben Wertigkeit und ein anschließendes Beenden der Anzeigeperioden in einer Reihe aufeinanderfolgender Datenladeoperationen ermöglichen, bis alle Gruppen von schaltbaren Elementen mit Datenbits derselben Wertigkeit geladen worden sind; und

15

Wiederholen der Reihe aufeinanderfolgender Datenladeoperationen für alle Datenbits unterschiedlicher Wertigkeiten, bis alle schaltbaren Elemente in dem Block mit Datenbits aller Wertigkeiten für jedes Vollbild geladen worden sind;

20

wobei das Verfahren dadurch gekennzeichnet, ist, daß:

während wenigstens einiger der Reihe von Datenladeoperationen für Datenbits einer ersten Wertigkeit jedes schaltbare Element in jeder Gruppe als Antwort auf eine erste Reihe von Rücksetzsignalen mit Datenbits geladen wird:

25

jede Anzeigeperiode für jedes schaltbare Element in der Gruppe als Antwort auf eine zweite Reihe von Rücksetzsignalen beendet wird, wobei die Signale der zweiten Reihe zeitlich zwischen die Signale der ersten Reihe eingefügt sind; und

30

das Laden der Datenbits mit einer von der ersten Wertigkeit verschiedenen Wertigkeit beginnt, nachdem die erste Reihe von Rücksetzsignalen dazu verwendet worden ist, das Laden von Daten der ersten Wertigkeit in alle Gruppen im Block zu bewerkstelligen, und bevor die Anzeigeperiede für die Datenbits der ersten Wertigkeit für alle Gruppen im Block beendet ist.

35

2. Verfahren nach Anspruch 1, wobei das Verfahren verwendet wird, wenn die Zeit zum Laden aller Gruppen des Blocks mit den Bitdaten der ersten Wertigkeit unter Verwendung einer einzigen Reihe von Rücksetzsignalen, um sowohl Datenbits zu laden als auch Anzeigeperioden zu beenden, größer als die Anzeigeperiode für das Datenbit

40 Verfahren zum Ansteuern einer Anzeigevorrichtung, die eine Matrixanordnung (117) aus schaltbaren Elementen

enthält, wovon jedes in der Weise arbeitet, daß es als Antwort auf das Laden von Abschnitten eines Eingangsbildsignals, das eine Reihe von Datenbits umfaßt, die aufeinanderfolgende Vollbilder repräsentieren, wobei Datenbits unterschiedlicher Wertigkeit unterschiedliche Anzeigeperioden repräsentieren, Licht, das einen Bildpunkt eines Bildes repräsentiert, auf eine Anzeige (101) richtet, wobei die Dauer jeder Anzeigeperiode zu der Helligkeit jedes Bildpunkts des angezeigten Bildes proportional ist, wobei das Verfahren die folgenden Schritte umfaßt:

45

Laden von Gruppen schaltbarer Elemente innerhalb eines Blocks schaltbarer Elemente mit Datenbits derselben Wertigkeit in einer Reihe aufeinanderfolgender Datenladeoperationen, bis alle Gruppen schaltbarer Elemente mit Datenbits derselben Wertigkeit geladen worden sind; und

50

Wiederholen der Reihe aufeinanderfolgender Datenladeoperationen für aller Datenbits unterschiedlicher Wertigkeiten, bis alle schaltbaren Elemente mit Datenbits sämtlicher Wertigkeiten für jedes Vollbild geladen worden sind;

55

wobei das Verfahren dadurch gekennzeichnet ist, daß:

in wenigstens einigen der Zeitintervalle zwischen der Beendigung der Anzeigeperioden für Datenbits einer Wertigkeit, die einer ersten Anzeigeperiode entspricht, die kleiner als die Ladezeit zum Laden aller Gruppen

mit Datenbits dieser der ersten Anzeigeperiode entsprechenden Wertigkeit ist, und dem Beginn der Anzeige der nächsten Datenbits und der Zeitintervalle zwischen der Beendigung der Anzeigeperioden für die früheren Datenbits und dem Beginn der Anzeigeperioden für Datenbits dieser der ersten Anzeigeperiode entsprechenden Wertigkeit Teile der Anzeigeperioden für gewählte Datenbits einer Wertigkeit, die einer zweiten Anzeigezeit entsprechen, die länger als die Ladezeit zum Laden der gewählten Datenbits dieser zweiten Wertigkeit in allen Gruppen schaltbarer Elemente ist, angezeigt werden.

 Verfahren nach einem der vorhergehenden Ansprüche, bei dem die Matrixanordnung aus schaltbaren Elementen eine Vorrichtung aus ablenkbaren Spiegeln umfaßt.

5

10

20

25

30

35

55

- Verfahren nach einem der vorhergehenden Ansprüche, bei dem jede Gruppe eine oder mehrere Zeilen oder Spalten oder Diagonalen aus schaltbaren Elementen in der Matrixanordnung umfaßt.
- Verfahren nach einem der vorhergehenden Ansprüche, bei dem die Anordnung mehrere der Blöcke aus schaltbaren Elementen umfaßt, wobei entsprechende Gruppen in jedem Block mit Datenbits derselben Wertigkeit gleichzeitig geladen werden.
 - Verfahren nach Anspruch 1, das ein Signalspeicherregister (141) verwendet, das jedem Block aus schaltbaren Elementen (M1-MN) zugeordnet ist, wobei das Signalspeicherregister für jedes schaltbare Element einer Gruppe innerhalb des Blocks einen Datensignalspeicher enthält, wobei die Datensignalspeicher Einzeldaten-Signalspeicher sind.
 - 8. Verfahren nach einem der vorhergehenden Ansprüche, das ein Signalspeicherregister (141) verwendet, das jedem Block aus schaltbaren Elementen (M1-MN) zugeordnet ist, wobei das Signalspeicherregister für jedes schaltbare Element einer Gruppe innerhalb des Blocks einen Datensignalspeicher enthält, wobei die Datensignalspeicher Doppeldaten-Signalspeicher des Master-Slave-Typs sind.
 - 9. Verfahren nach einem der vorhergehenden Ansprüche, das ein Signalspeicherregister (141) verwendet, das jedem Block aus schaltbaren Elementen (M1-MN) zugeordnet ist, wobei das Signalspeicherregister für jedes schaltbare Element einer Gruppe innerhalb des Blocks einen Datensignalspeicher enthält, wobei die Datensignalspeicher Doppeldaten-Signalspeicher des parallelen Typs sind.
 - 10. Vorrichtung zum Ansteuem einer Anzeigevorrichtung, die eine Matrixanordnung (117) aus schaltbaren Elementen (M₁₁-M_{mn}) enthält, wovon jedes (M) in der Weise arbeitet, daß es als Antwort auf das Laden von Abschnitten eines Eingangsbildsignals, das eine Reihe von Datenbits umfaßt, die aufeinanderfolgende Vollbilder repräsentieren, wobei Datenbits unterschiedlicher Wertigkeit unterschiedliche Anzeigeperioden repräsentieren, Licht, das einen Bildpunkt eines Bildes repräsentiert, auf eine Anzeige (101) richtet, wobei die Dauer jeder Anzeigeperiode zur Helligkeit jedes Bildpunkts des angezeigten Bildes proportional ist, wobei die Vorrichtung umfaßt:
- eine Rücksetzsignal-Schaltungsanordnung (137, 143, 145), die Rücksetzsignale in ausgewählte Gruppen von schaltbaren Elementen (M₁₁-M_{mm}) innerhalb eines Blocks aus schaltbaren Elementen eingibt, um das Laden der ausgewählten Gruppe schaltbarer Elemente und die anschließende Beendigung der Anzeigeperioden zu ermöglichen;
- eine Datenlade-Schaltungsanordnung (139; 141; 119, 235) zum Laden von Gruppen von schaltbaren Elementen (M1-MN), in die die Rücksetzsignale eingegeben werden, mit Datenbits derselben Wertigkeit in einer Reihe aufeinanderfolgender Datenladeoperationen, bis alle Gruppen aus schaltbaren Elementen mit Datenbits derselben Wertigkeit geladen worden sind; und
- eine Steuerschaltungsanordnung (119, 237) zum aufeinanderfolgenden Wiederholen der Reihe von Datenladeoperationen für alle Datenbits unterschiedlicher Wertigkeiten, bis alle schaltbaren Elemente (M₁₁-M_{mn}) im
 Block mit Datenbits aller Wertigkeiten für jedes Vollbild geladen worden sind;

wobei die Vorrichtung dadurch gekennzeichnet ist, daß:

die Rücksetzsignal-Schaltungsanordnung (137, 143, 145) eine erste Rücksetzschaltungsanordnung enthält, die in der Weise arbeitet, daß sie eine erste Reihe von Rücksetzsignalen eingibt, die bewirken, daß jede ausgewählte Gruppe mit Datenbits einer ersten Wertigkeit geladen wird;

wobei die Rücksetzsignal-Schaltungsanordnung (137, 143, 145) femer

5

10

15

20

25

30

35

40

eine zweite Rücksetzschaltungsanordnung umfaßt, die in der Weise arbeitet, daß sie eine zweite Reihe von Rücksetzsignalen eingibt, die bewirken, daß die Anzeigeperioden für jedes schaltbare Element (M) in jeder ausgewählten Gruppe beendet werden; und

die Datenlade-Schaltungsanordnung (141) so beschaffen ist, daß sie Datenbits mit einer von der ersten Wertigkeit verschiedenen Wertigkeit lädt, nachdem die erste Reihe von Rücksetzsignalen dazu verwendet worden ist, das Laden von Daten der ersten Wertigkeit in alle Gruppen aus schaltbaren Elementen im Block zu bewirken, und bevor die Anzeigeperiode für die Datenbits der ersten Wertigkeit für alle Gruppen von schaltbaren Elementen im Block beendet wird.

11. Vorrichtung zum Ansteuern einer Anzeigevorrichtung, die eine Matrixanordnung (117) aus schaltbaren Elementen enthält, wovon jedes (M) in der Weise arbeitet, daß es als Antwort auf das Laden von Abschnitten eines Eingangsbildsignals, das eine Reihe von Datenbits umfaßt, die aufeinanderfolgende Vollbilder repräsentieren, wobei Datenbits unterschiedlicher Wertigkeit unterschiedliche Anzeigeperioden repräsentieren, Licht, das einen Bildpunkt eines Bildes repräsentiert, auf eine Anzeige (101) richtet, wobei die Dauer jeder Anzeigeperiode zur Helligkeit jedes Bildpunkts des angezeigten Bildes proportional ist, wobei die Vorrichtung umfaßt:

eine Ladeschaltungsanordnung zum Laden aufeinanderfolgender Grupperr von Elementen innerhalb eines Blocks von schaltbaren Elementen mit Datenbits derselben Wertigkeit in einer Reihe von Datenladeoperationen, bis alle Gruppen von Elementen mit Bitdaten derselben Wertigkeit geladen worden sind;

eine Steuerschaltungsanordnung zum Wiederholen der Reihe von Datenladeoperationen nacheinander für Datenbits aller unterschiedlichen Wertigkeiten, bis alle schaltbaren Elemente in dem Block mit Datenbits aller Wertigkeiten für jedes Vollbild geladen worden sind; und

wobei die Vorrichtung gekennzeichnet ist durch:

eine Freigabeschaltungsanordnung (237), die in wenigstens einigen der Zeitintervalle zwischen der Beendigung der Anzeigepenoden für Datenbits einer Wertigkeit, die einer ersten Dauer entspricht, die kleiner ist als die Ladezeit zum Laden aller Gruppen mit Datenbits dieser der ersten Anzeigeperiode entsprechenden Wertigkeit, und dem Beginn der Anzeige der nächsten Datenbits und der Zeitintervalle zwischen der Beendigung der früheren Datenbits und dem Beginn der Anzeigeperioden für Datenbits einer dieser ersten Anzeigeperiode entsprechenden Wertigkeit die Anzeige von Teilen der Anzeigeperioden fiir ausgewählte Datenbits einer Wertigkeit, die einer zweiten Anzeigezeit entspricht, die länger ist als die Ladezeit zum Laden der ausgewählten Datenbits der zweiten Wertigkeit in alle Gruppen des Blocks, freigibt.

- Vorrichtung nach Anspruch 10 oder 11, bei der die Matrixanordnung aus schaltbaren Elementen eine Vorrichtung (117) mit ablenkbaren Spiegeln umfaßt.
 - 13. Vorrichtung nach einem der Ansprüche 10 bis 12, bei der jede Gruppe eine oder mehrere Zeilen oder Spalten oder Diagonalen von schaltbaren Elementen in der Matrixanordnung umfaßt.
- 45 14. Vorrichtung nach einem der Ansprüche 10 bis 13, bei der die Anordnung mehrere der Blöcke von schaltbaren Elementen (M₁₁-M_{mn}) umfaßt und die Rücksetzsignal-Schaltungsanordnung (137, 143, 145) so beschaffen ist, daß entsprechende Gruppen von schaltbaren Elementen in jedem Block mit Datenbits derselben Wertigkeit gleichzeitig geladen werden.
- 50 15. Vorrichtung nach Anspruch 10, die ein Signalspeicherregister (141) enthält, das jedem Block aus schaltbaren Elementen zugeordnet ist, wobei jedes Signalspeicherregister für jedes schaltbare Element einer Gruppe innerhalb des Blocks einen Datensignalspeicher enthält, wobei die Datensignalspeicher Einzeldaten-Signalspeicher sind.
- 16. Vorrichtung nach Anspruch 14, die ein Signalspeicherregister (141) enthält, das jedem Block aus schaltbaren Elementen zugeordnet ist, wobei jedes Signalspeicherregister für jedes schaltbare Element einer Gruppe innerhalb des Blocks einen Datensignalspeicher enthält, wobei die Datensignalspeicher Doppeldaten-Signalspeicher des Master-Slave-Typs sind.

- 17. Vorrichtung nach Anspruch 14, die ein Signalspeicherregister enthält, das jedem Block aus schaltbaren Elementen zugeordnet ist, wobei jedes Signalspeicherregister für jedes schaltbare Element einer Gruppe innerhalb des Blocks einen Datensignalspeicher enthält, wobei die Datensignalspeicher Doppeldaten-Signalspeicher des parallelen Typs sind.
- 18. Anzeigevorrichtung, die umfaßt: eine Matrixanordnung (117) aus schaltbaren Elementen (M₁₁-M_{mn}), wovon jedes (M) in der Weise arbeitet, daß es als Antwort auf das Laden von Abschnitten eines Eingangsbildsignals, das eine Reihe von Datenbits umfaßt, die aufeinanderfolgende Vollbilder repräsentieren, wobei Datenbits unterschiedlicher Wertigkeit unterschiedliche Anzeigeperioden repräsentieren, Licht, das einen Bildpunkt eines Bildes repräsentiert, auf eine Anzeige (101) richtet, wobei die Dauer jeder Anzeigeperiode zur Helligkeit jedes Bildpunkts des angezeigten Bildes proportional ist,

und eine Vorrichtung zum Ansteuern einer Anzeigevorrichtung nach einem der Ansprüche 10 bis 17.

- 19. Anzeigesystem, das eine Anzeigevorrichtung nach Anspruch 18 sowie eine Lichtquelle (103), die in der Weise arbeitet, daß sie die Matrixanordnung aus schaltbaren Elementen beleuchtet, umfaßt.
- Projektionsvorrichtung, die eine Anzeigevorrichtung nach Anspruch 18 oder 19 und eine Anzeige (101) umfaßt.

Revendications

5

10

15

20

25

30

35

40

45

- 1. Procédé de pilotage d'un périphénque d'affichage incluant une matrice (117) d'éléments commutables (M₁₁· M_{mn}), chaque élément commutable (M) ayant pour effet de diriger la lumière correspondant à un pixel d'une image sur un écran (101) en réponse au chargement de portions d'un signal image d'entrée comprenant une série de bits de données qui représentent des trames successives d'images, des bits de données de signification différente représentant des périodes d'affichage différentes, la durée de chaque période d'affichage étant proportionnelle à la luminosité de chaque pixel de l'image affichée, la méthode comprenant les étapes consistant à :
 - appliquer des signaux de réinitialisation permettant le chargement de groupes d'éléments commutables (M) à l'intérieur d'un bloc de ladite matrice d'éléments commutables avec des bits de données de la même signification et la fin subséquente des périodes d'affichage en une série d'opérations successives de chargement de données jusqu'à ce que tous les groupes d'éléments commutables aient été chargés avec des bits de données de la même signification; et
 - répéter ladite série d'opérations successives de chargement de données pour tous les bits de données de signification différente jusqu'à ce que tous les éléments commutables du bloc aient été chargés avec des bits de données de toutes les significations pour chaque trame d'images; la méthode étant caractérisée en ce fait que :
 - pendant au moins une partie de la série d'opérations de chargement de données, pour les bits de données d'une première signification, chaque élément commutable à l'intérieur de chaque groupe est chargé avec des bits de données en réponse à une première série de signaux de réinitialisation;
 - chaque période d'affichage pour chaque élément commutable du groupe se termine en réponse à une seconde série de signaux de réinitialisation, les signaux de la seconde série étant intercalés dans le temps entre les signaux de la première série; et
 - le chargement des bits de données d'une signification différente de la première signification commence après que la première série de signaux de réinitialisation ait été utilisée pour charger les données de la première signification dans tous les groupes du bloc et avant la fin de la période d'affichage des bits de données de la première signification pour tous les groupes du bloc.
- 2. Procédé selon la revendication 1, dans laquelle ladite méthode est utilisée où le temps mis pour charger tous les groupes du bloc avec les bits de données de la première signification en utilisant une série unique de signaux de réinitialisation pour à la fois charger les bits de données et terminer les périodes d'affichage est supérieur à la période d'affichage des bits de données.
- 3. Procédé de pilotage d'un périphérique d'affichage incluant une matrice (117) d'éléments commutables, chaque élément commutable ayant pour effet de diriger la lumière correspondant à un pixel d'une image sur un écran (101) en réponse au chargement de portions d'un signal d'une image d'entrée comprenant une série de bits de données qui représentent des trames successives d'images, des bits de données de signification différente re-

présentant des périodes d'affichage différentes, la durée de chaque période d'affichage étant proportionnelle à la luminosité de chaque pixel de l'image affichée, la méthode comprenant les étapes consistant à :

charger des groupes desdits éléments commutables à l'intérieur d'un bloc d'éléments commutables avec les bits de données de la même signification en une série d'opérations successives de chargement de données jusqu'à ce que tous les groupes d'éléments commutables aient été chargés avec les bits de données de la même signification; et

répéter ladite série d'opérations successives de chargement de données pour tous les bits de données de signification différente jusqu'à ce que tous lesdits éléments commutables aient été chargés avec des bits de données de toutes les significations pour chaque trame d'images;

la méthode étant caractérisée en ce fait que :

10

15

20

25

35

40

45

50

55

dans quelques-uns au moins des intervalles de temps entre la fin des périodes d'affichage des bits de données d'une signification correspondant à une première période d'affichage inférieure au temps de changement mis pour charger tous les groupes avec les bits de données de ladite signification correspondant à la première période d'affichage et au début de l'affichage des bits de données suivants, et les intervalles de temps entre la fin des périodes d'affichage des bits de données précédents et le commencement des périodes d'affichage des bits de données d'une signification correspondant à ladite première période d'affichage, des parties des périodes d'affichage des bits de données choisis d'une signification correspondant à un second temps d'affichage supérieur au temps de changement mis pour charger les bits de données choisis de ladite seconde signification dans tous les groupes d'éléments commutables sont affichées.

- Procédé selon l'une quelconque des revendications précédentes, dans lequel la matrice d'éléments commutables comprend un dispositif de miroir à déflexion.
 - Procédé selon l'une quelconque des revendications précédentes, dans laquelle chaque groupe comprend une ou plusieurs lignes ou colonnes ou diagonales d'éléments commutables dans la matrice.
- 6. Procédé selon l'une quelconque des revendications précédentes, dans laquelle ladite matrice comprend une pluralité desdits blocs d'éléments commutables, les groupes correspondants de chaque bloc étant chargés avec les bits de données de la même signification, au même moment.
 - 7. Procédé selon la revendication 1, utilisant un registre à bascules (141) associé à chaque bloc d'éléments commutables (M1 MN), le registre à bascules contenant une bascule de données pour chaque élément commutable d'un groupe à l'intérieur du bloc, dans laquelle les bascules de données sont des bascules de données simples.
 - 8. Procédé selon l'une quelconque des revendications précédentes, utilisant un registre à bascules (141) associé à chaque bloc d'éléments commutables (M1-MN), le registre à bascules contenant une bascule de données pour chaque élément commutable d'un groupe à l'intérieur du bloc, dans laquelle les bascules de données sont des bascules de données doubles de type maître-esclave.
 - 9. Procédé selon l'une quelconque des revendications précédentes, utilisant un registre à bascules (141) associé à chaque bloc d'éléments commutables (M1-MN), le registre à bascules contenant une bascule de données pour chaque élément commutable d'un groupe à l'intérieur du bloc, dans laquelle les bascules de données sont des bascules de données doubles de type parallèle.
 - 10. Appareil de pilotage d'un périphérique d'affichage incluant une matrice (117) d'éléments commutables (M₁₁_M_{mn}), chaque élément commutable(M) ayant pour effet de diriger la lumière correspondant à un pixel d'une image sur un écran (101) en réponse au chargement de portions d'un signal d'image d'entrée comprenant une série de bits de données qui représentent des trames successives d'images, des bits de données de signification différente représentant des périodes d'affichage différentes, la durée de chaque période d'affichage étant proportionnelle à la luminosité de chaque pixel de l'image affichée, l'appareil comprenant:

la circuiterie de commande de réinitialisation (137, 143, 145) pour appliquer les signaux de réinitialisation aux groupes d'éléments commutables choisis (M1 - MN) à l'intérieur d'un bloc d'éléments commutables pour permettre le chargement du groupe d'éléments commutables choisi et la fin subséquente des périodes d'affichage;

la circuiterie de chargement des données (139, 141, 119, 235) pour charger les groupes d'éléments commutables (M11 - MN) auxquels les signaux de réinitialisation sont appliqués avec les bits de données de la même signification en une série d'opérations successives de chargement de données jusqu'à ce que tous les groupes d'éléments commutables aient été chargés avec les bits de données de la même signification ; et la circuiterie de commande (119, 237) pour répéter successivement ladite série d'opérations de chargement de données pour tous les bits de données de signification différente jusqu'à ce que tous les éléments commutables (M₁₁ - M_{mn}) du bloc aient été chargés avec les bits de données de toutes les significations pour chaque trame d'images ;

l'appareil étant caractérisé par en ce fait que :

10

15

20

25

30

35

40

45

50

55

ladite circuiterie de signaux de réinitialisation (137, 143, 145) inclut une première circuiterie de réinitialisation ayant pour effet d'appliquer une première série de signaux de réinitialisation ayant pour effet de charger chaque groupe choisi avec les bits de données d'une première signification;

ladite circuiterie de signaux de réinitialisation (137, 143, 145) inclut en plus une seconde circuiterie de réinitialisation ayant pour effet d'appliquer une deuxième série de signaux de réinitialisation ayant pour effet de terminer les périodes d'affichage pour chaque élément commutable (M) de chaque groupe choisi ; et

ladite circuiterie de chargement de données (141) est mise en place pour charger les bits de données d'une signification différente de la première signification après que la première série de signaux de réinitialisation a été utilisée pour charger les données de la première signification dans tous les groupes d'éléments commutables du bloc et avant la fin de la période d'affichage des bits de données de la première signification pour tous les groupes d'éléments commutables du bloc.

11. Appareil de pilotage d'un périphérique d'affichage incluant une matrice (117) d'éléments commutables, chaque élément commutable (M) ayant pour effet de diriger la lumière correspondant à un pixel d'une image sur un écran (101) en réponse au chargement de portions d'un signal d'image d'entrée comprenant une série de bits de données qui représentent des trames successives d'images, des bits de données de signification différente représentant des périodes d'affichage différentes, la durée de chaque période d'affichage étant proportionnelle à la luminosité de chaque pixel de l'image affichée, l'appareil comprenant :

la circuiterie de chargement pour charger les groupes successifs d'éléments à l'intérieur d'un bloc d'éléments commutables avec les bits de données de la même signification en une série d'opérations de chargement de données jusqu'à ce que tous les groupes d'éléments aient été chargés avec les bits de données de la même signification :

la circuiterie de commande pour répéter ladite série d'opérations de chargement de données successivement pour tous les bits de données de signification différente jusqu'à ce que tous les éléments commutables du bloc aient été chargés avec les bits de données de toutes les significations pour chaque trame d'images; et l'appareil étant caractérisé en ce fait qu'il comprend :

une circuiterie de validation (237) pour permettre l'affichage dans quelques-uns au moins des intervalles de temps entre la fin des périodes d'affichage des bits de données d'une signification correspondant à une première durée inférieure au temps de chargement mis pour charger tous les groupes avec les bits de données de ladite signification correspondant à la première période d'affichage et au commencement de l'affichage des bits de données suivants, et les intervalles de temps entre la fin des bits de données précédents et le commencement des périodes d'affichage des bits de données d'une signification correspondant à ladite première période d'affichage, des parties des périodes d'affichage des bits de données choisis d'une signification correspondant à un second temps de chargement d'affichage supérieur au temps mis pour charger les bits de données choisis de ladite seconde signification dans tous les groupes du bloc.

- Appareil selon les revendications 10 ou 11, dans lequel la matrice d'éléments commutables comprend un dispositif de miroir à déflexion (117).
- 13. Appareil selon l'une quelconque des revendications 10 à 12, dans lequel chaque groupe comprend une ou plusieurs lignes ou colonnes ou diagonales d'éléments commutables à l'intérieur de la matrice.
- Appareil selon l'une quelconque des revendications 10 à 13, dans lequel ladite matrice comprend une pluralité desdits blocs d'éléments commutables (M₁₁, M_{mn}), et ladite circuiterie de signaux de réinitialisation (137, 143, 145)

est installée de telle sorte que les groupes correspondants d'éléments commutables de chaque bloc soient chargés avec les bits de données de la même signification, au même moment.

15. Appareil selon la revendication 10 incluant un registre à bascules (141) associé à chaque bloc d'éléments commutables, chaque registre à bascules contenant une bascule de données pour chaque élément commutable d'un groupe à l'intérieur du bloc, dans lequel les bascules de données sont des bascules de données simples.

5

10

15

20

30

35

40

45

55

- 16. Appareil selon la revendication 14 incluant un registre à bascules (141) associé à chaque bloc d'éléments commutables, chaque registre à bascules contenant une bascule de données pour chaque élément commutable d'un groupe du bloc, dans lequel les bascules de données sont des bascules de données doubles de type maître-esclave.
- 17. Appareil selon la revendication 14 incluant un registre à bascules associé à chaque bloc d'éléments commutables, chaque registre à bascules contenant une bascule de données pour chaque élément commutable d'un groupe à l'intérieur du bloc, dans lequel les bascules de données sont des bascules de données doubles de type parallèle.
- 18. Périphérique d'affichage incluant une matrice (117) d'éléments commutables (M₁₁ _ M_{mn}), chaque élément commutable (M) ayant pour effet de diriger la lumière correspondant à un pixel d'une image sur un écran (101) en réponse au chargement de portions d'un signal d'image d'entrée comprenant une série de bits de données qui représentent des trames successives d'images, des bits de données de signification différente représentant des périodes d'affichage différentes, la durée de chaque période d'affichage étant proportionnelle à la luminosité de chaque pixel de l'image affichée,

et un appareil de pilotage d'un périphérique d'affichage selon l'une quelconque des revendications 10 à 17.

- 25 19. Système d'affichage comprenant un périphérique d'affichage selon la revendication 18 et une source lumineuse (103) ayant pour effet d'éclairer ladite matrice d'éléments commutables.
 - 20. Appareil de projection comprenant un périphérique d'affichage selon les revendications 18 ou 19 et un écran (101).

18





















